{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:48:21Z","timestamp":1761648501848},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244450","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T16:19:51Z","timestamp":1515514791000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A scalable pseudo-exhaustive search for fault diagnosis in microfluidic biochips"],"prefix":"10.1109","author":[{"given":"V","family":"Gokulkrishnan","sequence":"first","affiliation":[]},{"given":"V","family":"Kamakoti","sequence":"additional","affiliation":[]},{"given":"Nitin","family":"Chandrachoodan","sequence":"additional","affiliation":[]},{"given":"Seetal","family":"Potluri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Testing of flow-based microfluidic biochips","author":"hu","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S1570-8667(03)00009-1"},{"key":"ref6","first-page":"618","article-title":"Architecture synthesis for cost-constrained fault-tolerant flow-based biochips","author":"eskesen","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116245"},{"journal-title":"Biochip Simulator","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488489"},{"journal-title":"Graph Theory","year":"2001","author":"tutte","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/362248.362272"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2017,10,23]]},"location":"Cambridge","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244450.pdf?arnumber=8244450","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,26]],"date-time":"2018-01-26T05:23:19Z","timestamp":1516944199000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244450\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244450","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}