{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:48:31Z","timestamp":1761648511190,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244454","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T16:19:51Z","timestamp":1515514791000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["REMORA: A hybrid low-cost soft-error reliable fault tolerant architecture"],"prefix":"10.1109","author":[{"given":"Shoba","family":"Gopalakrishnan","sequence":"first","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/24.994926"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336204"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2310492"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1952522.1952529"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/12.2145","article-title":"Concurrent error detection using watchdog processors-a survey","volume":"37","author":"mahmood","year":"1998","journal-title":"IEEE Transaction on Computers"},{"journal-title":"REMO Redundant Execution with Minimum Area Power Performance Overhead Fault Tolerant Architecture lOLTS","year":"2016","author":"gopalakrishnan","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2491899.2465568"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336204"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593195"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.101"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2017,10,23]]},"location":"Cambridge","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244454.pdf?arnumber=8244454","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T01:17:48Z","timestamp":1570583868000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244454\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244454","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}