{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:52:00Z","timestamp":1725727920087},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/dft.2017.8244461","type":"proceedings-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T16:19:51Z","timestamp":1515514791000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["A novel low-overhead fault tolerant parallel-pipelined FFT design"],"prefix":"10.1109","author":[{"given":"Yu","family":"Xie","sequence":"first","affiliation":[]},{"given":"Chen","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chuang-An","family":"Mao","sequence":"additional","affiliation":[]},{"given":"He","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yi-Zhuang","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2408621"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ic.2012.0167"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref5","first-page":"257","article-title":"Designing pipeline FFT processor for OFDM (de) modulation","author":"he","year":"1998","journal-title":"Proc URSI Int Symp Signals Systems and Electronics"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2011.5747459"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"journal-title":"Low-power fault tolerance for spacecraft FPGA-based numerical computing","year":"2006","author":"snodgrass","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.253"}],"event":{"name":"2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2017,10,23]]},"location":"Cambridge","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227263\/8244422\/08244461.pdf?arnumber=8244461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:35:36Z","timestamp":1517852136000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dft.2017.8244461","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}