{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:09:21Z","timestamp":1730214561619,"version":"3.28.0"},"reference-count":50,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602814","type":"proceedings-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T01:46:18Z","timestamp":1546998378000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Threshold Voltage Extraction Using Static NBTI Aging"],"prefix":"10.1109","author":[{"given":"Puneet","family":"Ramesh Savanur","sequence":"first","affiliation":[]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E96.C.1339"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861121"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IMFEDK.2014.6867095"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IMFEDK.2014.6867084"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857400"},{"key":"ref30","first-page":"1118","article-title":"MOSFET threshold voltage extractor circuits based on square-law behavior","author":"thomas","year":"1999","journal-title":"42nd Midwest Circuits Systems Symp"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320163"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.10.006"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2321064"},{"key":"ref28","first-page":"1","volume":"324","year":"2013","journal-title":"IEEE Standard for Test Access Port and Boundary-Scan Architecture"},{"key":"ref27","first-page":"534","article-title":"A new approach for the extraction of threshold voltage for MOSFET's","author":"wong","year":"2001","journal-title":"International Conference on Modeling and Simulation of Microsystems"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488856"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050600"},{"key":"ref1","first-page":"799","article-title":"Subwavelength lithography and its potential impact on design and EDA","author":"kahng","year":"1999","journal-title":"Proceedings of Design Automation Conference"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(01)00035-1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(66)90075-X"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164080"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1964.15336"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(69)90087-2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(87)90132-8"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1966.15860"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2670260"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770765"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241839"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531943"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187510"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(02)00027-6"},{"journal-title":"Analysis and Design of MOSFETs Modeling Simulation and Parameter Extraction","year":"1998","author":"liou","key":"ref14"},{"key":"ref15","first-page":"176","article-title":"An overview of parameter extraction in field effect transistors","volume":"51","author":"ortiz-conde","year":"2000","journal-title":"Acta Cientifica Venezolana"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(00)00187-8"},{"journal-title":"Semiconductor Material and Device Characterization","year":"2015","author":"schroder","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/16.772487"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/16.753720"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.2030487"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175840"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTP.2003.1249120"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705271"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746355"},{"journal-title":"Predictive Technology Model","year":"2011","key":"ref49"},{"key":"ref9","first-page":"187","article-title":"Threshold voltage and DIBL variability modeling for SRAM and analog MOS-FETs","author":"damrongplasit","year":"2012","journal-title":"Symposium on VLSI Technology"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-2427-3"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315148"},{"journal-title":"Synopsys","year":"2017","key":"ref48"},{"journal-title":"Cadence","year":"2017","key":"ref47"},{"key":"ref42","first-page":"364","article-title":"The impact of NBTI on the performance of combinational and sequential circuits","author":"wang","year":"2007","journal-title":"44th ACM\/IEEE Design Automation Conference"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/NANOARCH.2011.5941501","article-title":"A unified aging model of NBTI and HCI degradation towards lifetime reliability management for nanoscale MOSFET circuits","author":"wang","year":"2011","journal-title":"IEEE\/ACM International Symposium on Nanoscale Architectures"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2018,10,8]]},"location":"Chicago, IL","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602814.pdf?arnumber=8602814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:57:24Z","timestamp":1643155044000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602814","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}