{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:42:00Z","timestamp":1781836920043,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602841","type":"proceedings-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T01:46:18Z","timestamp":1546998378000},"page":"1-6","source":"Crossref","is-referenced-by-count":19,"title":["Construction of Latch Design with Complete Double Node Upset Tolerant Capability Using C-Element"],"prefix":"10.1109","author":[{"given":"Yuta","family":"Yamamoto","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazuteru","family":"Namba","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0099"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.03.014"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4374"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-015-5551-3"},{"key":"ref14","article-title":"HLDTL: Highperformance, low-cost, and double node upset tolerant latch design","author":"yan","year":"0","journal-title":"VLSI Test Symposium (VTS) 2017 IEEE 35th"},{"key":"ref15","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022083"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RAMS.2010.5448078"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282145"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2016.7684062"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.72"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.24"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Chicago, IL","start":{"date-parts":[[2018,10,8]]},"end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602841.pdf?arnumber=8602841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T01:57:22Z","timestamp":1643162242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602841","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}