{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T08:10:10Z","timestamp":1769155810789,"version":"3.49.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602855","type":"proceedings-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T01:46:18Z","timestamp":1546998378000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["A Placement-Aware Soft Error Rate Estimation of Combinational Circuits for Multiple Transient Faults in CMOS Technology"],"prefix":"10.1109","author":[{"given":"Georgios","family":"Ioannis Paliaroutis","sequence":"first","affiliation":[]},{"given":"Pelopidas","family":"Tsoumanis","sequence":"additional","affiliation":[]},{"given":"Nestor","family":"Evmorfopoulos","sequence":"additional","affiliation":[]},{"given":"George","family":"Dimitriou","sequence":"additional","affiliation":[]},{"given":"Georgios I.","family":"Stamoulis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173246"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488736"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3035496"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2427372"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910125"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450421"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2220386"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2071356.2071365"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2011.73"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364500"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2051039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.64"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.143"},{"key":"ref18","article-title":"Single-Event Multiple-Transients (SEMT): Circuit Characterization and Analysis","author":"kiddie","year":"2013","journal-title":"IEEE workshop on silicon errors in logic-system effects"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2260357"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106949"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862738"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891036"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241812"},{"key":"ref9","first-page":"388","article-title":"Analysis of the soft error susceptibility and failure rate in logic circuits","volume":"8","author":"alquraishi","year":"2011","journal-title":"The International Arab Journal of Information Technology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2189018"},{"key":"ref20","first-page":"1","article-title":"Single event multiple transient (SEMT) measurements in 65 nm bulk technology","author":"evans","year":"2016","journal-title":"2016 16th European Conference on Radiation and Its Effects on Components and Systems (RADECS)"},{"key":"ref22","author":"nanditha","year":"2014","journal-title":"On the likelihood of multiple bit upsets in logic circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.47"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.46"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860675"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488858"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474355"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Chicago, IL, USA","start":{"date-parts":[[2018,10,8]]},"end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602855.pdf?arnumber=8602855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T00:32:05Z","timestamp":1643157125000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602855","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}