{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:16:24Z","timestamp":1761581784029},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602935","type":"proceedings-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T01:46:18Z","timestamp":1546998378000},"source":"Crossref","is-referenced-by-count":17,"title":["Improving the Resolution of Multiple Defect Diagnosis by Removing and Selecting Tests"],"prefix":"10.1109","author":[{"given":"Naixing","family":"Wang","sequence":"first","affiliation":[]},{"given":"Irith","family":"Pomeranz","sequence":"additional","affiliation":[]},{"given":"Brady","family":"Benware","sequence":"additional","affiliation":[]},{"given":"M. Enamul","family":"Amyeen","sequence":"additional","affiliation":[]},{"given":"Srikanth","family":"Venkataraman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.841070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.41"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-9442-5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.10"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.9"},{"key":"ref15","first-page":"367","article-title":"Precise failure localization using automated layout analysis of diagnosis candidates","author":"tarn","year":"2008","journal-title":"Proc Design Autom Conf"},{"key":"ref16","first-page":"1","article-title":"An effective and flexible multiple defect diagnosis methodology using error propagation analysis","author":"yu","year":"2008","journal-title":"Proc Int Test Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.44"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009164"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.25"},{"key":"ref28","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2533444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766661"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1557\/PROC-674-U3.4","article-title":"On improving the accuracy of multiple defect diagnosis","author":"huang","year":"2001","journal-title":"Proc VLSI Test Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240895"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041767"},{"key":"ref2","first-page":"1084","article-title":"Probabilistic mixedmodel fault diagnosis","author":"lavo","year":"1998","journal-title":"Proc Int Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260966"},{"key":"ref1","author":"abramovici","year":"1995","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.22"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228462"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580105"},{"key":"ref24","first-page":"1285","article-title":"Fault diagnosis in designs with extreme low pin test data compressors","author":"kundu","year":"2015","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401564"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2468234"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2358936"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Chicago, IL","start":{"date-parts":[[2018,10,8]]},"end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602935.pdf?arnumber=8602935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:21:38Z","timestamp":1643152898000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602935","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}