{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:22:49Z","timestamp":1763457769398},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602939","type":"proceedings-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T01:46:18Z","timestamp":1546998378000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Investigation of Mean-Error Metrics for Testing Approximate Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Marcello","family":"Traiola","sequence":"first","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Barbarcschi","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref13","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shin","year":"2011","journal-title":"2011 Design, Automation & Test in Europe"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.377"},{"key":"ref15","article-title":"Towards formal relaxed equivalence checking in approximate computing methodology","author":"holik","year":"2016","journal-title":"Workshop On Approximate Computing (WAPCO)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297312"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8349681"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2018.00022"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810241"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456913"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2018,10,8]]},"location":"Chicago, IL","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602939.pdf?arnumber=8602939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T01:04:38Z","timestamp":1643159078000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602939","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}