{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T17:29:05Z","timestamp":1725557345394},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602975","type":"proceedings-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T01:46:18Z","timestamp":1546998378000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Effects of Voltage and Temperature Variations on the Electrical Masking Capability of Sub-65 nm Combinational Logic Circuits"],"prefix":"10.1109","author":[{"given":"Semiu A.","family":"Olowogemo","sequence":"first","affiliation":[]},{"given":"William H.","family":"Robinson","sequence":"additional","affiliation":[]},{"given":"Daniel B.","family":"Limbrick","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.168"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2006749"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2016.8093200"},{"journal-title":"HSPICE Simulation Tool","year":"2009","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2449073"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033798"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474355"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/10\/104002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459053"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2740962"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"journal-title":"Predictive Technology Model (PTM) 2008 Arizona State University (ASU) ptm asu edu","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2009.29"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2018,10,8]]},"location":"Chicago, IL","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602975.pdf?arnumber=8602975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T01:08:44Z","timestamp":1643159324000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602975","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}