{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T08:34:33Z","timestamp":1758875673768},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602982","type":"proceedings-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T20:46:18Z","timestamp":1546980378000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Hybrid On-Line Self-Test Strategy for Dual-Core Lockstep Processors"],"prefix":"10.1109","author":[{"given":"A.","family":"Floridia","sequence":"first","affiliation":[]},{"given":"E.","family":"Sanchez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2013.10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993816"},{"year":"0","key":"ref12"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.298"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839486(410) 24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.52"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.165"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2017.8244443"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906767"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"journal-title":"ISO 26262","article-title":"Road vehicles functional safety","year":"2011","key":"ref1"},{"journal-title":"ARM Information Center","article-title":"Application Note-Cortex-M33 Dual Core Lockstep","year":"2017","key":"ref9"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2018,10,8]]},"location":"Chicago, IL","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602982.pdf?arnumber=8602982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T20:51:34Z","timestamp":1643143894000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602982","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}