{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:09:26Z","timestamp":1730214566721,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/dft.2018.8602984","type":"proceedings-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T20:46:18Z","timestamp":1546980378000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["State Recovery for Coarse-Grain TMR Designs in FPGAs Using Partial Reconfiguration"],"prefix":"10.1109","author":[{"given":"Markus","family":"Schutz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Steininger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Huemer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jakob","family":"Lechner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Advanced FPGA Synthesis Mentor Graphics Inc","year":"2018","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511808968"},{"key":"ref10","first-page":"v2.6","volume":"2","year":"2018","journal-title":"7 Series FPGAs Data Sheet Overview"},{"journal-title":"Usage Guide Brigham Young University","first-page":"v 0.5.2","year":"2009","key":"ref6"},{"journal-title":"Introduction to Probability","year":"1997","author":"grinstead","key":"ref11"},{"journal-title":"Synplify Pro and Premier Datasheet Overview Synopsys Inc","year":"2018","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861344"},{"journal-title":"Building Robust GALS Circuits","year":"2014","author":"lechner","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763277"},{"journal-title":"JEDEC Solid State Technology Association Standard","article-title":"Measurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductor devices","year":"2012","key":"ref2"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1007\/3-540-44687-7_50","article-title":"Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification","volume":"2147","author":"wheeler","year":"2001","journal-title":"Field Programmable Logic and Application Lecture Notes in Computer Science"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"}],"event":{"name":"2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2018,10,8]]},"location":"Chicago, IL","end":{"date-parts":[[2018,10,10]]}},"container-title":["2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8586781\/8602813\/08602984.pdf?arnumber=8602984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T20:45:36Z","timestamp":1643143536000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8602984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dft.2018.8602984","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}