{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:10:39Z","timestamp":1725703839673},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/dft.2019.8875424","type":"proceedings-article","created":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:19:21Z","timestamp":1571703561000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["On the Criticality of Caches in Fault-Tolerant Processors for Space"],"prefix":"10.1109","author":[{"given":"Stefano","family":"di Mascio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandra","family":"Menicucci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eberhard","family":"Gill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Furano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claudio","family":"Monteleone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.99"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.81"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2016.7684076"},{"key":"ref13","first-page":"199","article-title":"A 45nm 1.3GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators","author":"lee","year":"2014","journal-title":"European Solid-State Circuits Conference (ESSCIRC)"},{"journal-title":"The berkeley out-of-order machine (boom) An industry-competitive synthesizable parameterized risc-v processor","year":"0","author":"asanovic","key":"ref14"},{"key":"ref15","article-title":"SEU and SET-tolerant ARM Cortex-R4 CPU for space and avionics applications","author":"ghahroodi","year":"0","journal-title":"Proc of the Workshop on Manufacturable and Dependable Multi-core Architectures at Nanoscale"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2167242"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936291"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2634604"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.805380"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SMC-IT.2017.31"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2171993"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2627015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477300"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897782"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2858773"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2514\/1.I010735"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.23"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353620"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.75143"}],"event":{"name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2019,10,2]]},"location":"Noordwijk, Netherlands","end":{"date-parts":[[2019,10,4]]}},"container-title":["2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8863044\/8875268\/08875424.pdf?arnumber=8875424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:25:27Z","timestamp":1658262327000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8875424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dft.2019.8875424","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}