{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:10:26Z","timestamp":1781885426367,"version":"3.54.5"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/dft.2019.8875487","type":"proceedings-article","created":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T00:19:21Z","timestamp":1571703561000},"page":"1-4","source":"Crossref","is-referenced-by-count":26,"title":["Testing of In-Memory-Computing 8T SRAMs"],"prefix":"10.1109","author":[{"given":"Tsai-Ling","family":"Tsai","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun-Lung","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chi-Tien","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"agrawal","year":"2018","journal-title":"Xcel-RAM accelerating binary neural networks in high-throughput SRAM compute arrays"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2016.312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2703863"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.55188"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"key":"ref19","author":"yung","year":"2009","journal-title":"Testing and design-for-reliability techniques for specific semiconductor memories"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE Jour of Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042826"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776309"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.924858"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.173123"},{"key":"ref9","author":"jaiswal","year":"2018","journal-title":"8T SRAM cell as a multi-bit dot product engine for beyond von-neumann computing"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/78949.78950"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705945"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref24","author":"van de goor","year":"1991","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-1169-1"}],"event":{"name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Noordwijk, Netherlands","start":{"date-parts":[[2019,10,2]]},"end":{"date-parts":[[2019,10,4]]}},"container-title":["2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8863044\/8875268\/08875487.pdf?arnumber=8875487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:25:26Z","timestamp":1658262326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8875487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dft.2019.8875487","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}