{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:51:29Z","timestamp":1725796289458},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/dft.2019.8875490","type":"proceedings-article","created":{"date-parts":[[2019,10,21]],"date-time":"2019-10-21T20:19:21Z","timestamp":1571689161000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["High Performance Memory Repair"],"prefix":"10.1109","author":[{"given":"Feroze","family":"Merchant","sequence":"first","affiliation":[]},{"given":"Anandraj","family":"Devarajan","sequence":"additional","affiliation":[]},{"given":"Anik","family":"Basu","sequence":"additional","affiliation":[]},{"given":"Dave","family":"Ashen","sequence":"additional","affiliation":[]},{"given":"Brandon","family":"Yelton","sequence":"additional","affiliation":[]},{"given":"Prashant D.","family":"Joshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Logic-based row redundancy technique designed in 7nm FinFET technology for embedded SRAMs","year":"2018","author":"nautiyal","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.2016.7589621"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.20"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7958-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2170593"},{"journal-title":"Yield-aware cache architectures","year":"2006","author":"ozdemir","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CSITechnol.2017.8312140"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"}],"event":{"name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2019,10,2]]},"location":"Noordwijk, Netherlands","end":{"date-parts":[[2019,10,4]]}},"container-title":["2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8863044\/8875268\/08875490.pdf?arnumber=8875490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:25:27Z","timestamp":1658247927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8875490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dft.2019.8875490","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}