{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:14:05Z","timestamp":1760080445241,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/dft50435.2020.9250763","type":"proceedings-article","created":{"date-parts":[[2020,11,11]],"date-time":"2020-11-11T17:04:48Z","timestamp":1605114288000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Reducing DFT hardware overhead by use of a test microprogram in a microprogrammed hardware accelerator"],"prefix":"10.1109","member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2571278"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933678"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2018.8649896"},{"key":"ref13","article-title":"Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits","volume":"17","author":"bushnell","year":"2004","journal-title":"SSBM"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2010.5742041"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342045"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS50862.2020.9095688"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2019.8884481"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.53"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7548-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271058"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1096419.1096428"}],"event":{"name":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2020,10,19]]},"location":"Frascati, Italy","end":{"date-parts":[[2020,10,21]]}},"container-title":["2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9250742\/9250725\/09250763.pdf?arnumber=9250763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:44:52Z","timestamp":1656330292000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9250763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dft50435.2020.9250763","relation":{},"subject":[],"published":{"date-parts":[[2020]]}}}