{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:44:55Z","timestamp":1767771895948,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,19]],"date-time":"2020-10-19T00:00:00Z","timestamp":1603065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,19]],"date-time":"2020-10-19T00:00:00Z","timestamp":1603065600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,19]],"date-time":"2020-10-19T00:00:00Z","timestamp":1603065600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,19]]},"DOI":"10.1109\/dft50435.2020.9250810","type":"proceedings-article","created":{"date-parts":[[2020,11,11]],"date-time":"2020-11-11T22:04:48Z","timestamp":1605132288000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["A Multiple Target Test Generation Method for Gate-Exhaustive Faults to Reduce the Number of Test Patterns Using Partial MaxSAT"],"prefix":"10.1109","author":[{"given":"Ryuki","family":"Asami","sequence":"first","affiliation":[]},{"given":"Toshinori","family":"Hosokawa","sequence":"additional","affiliation":[]},{"given":"Masayoshi","family":"Yoshimura","sequence":"additional","affiliation":[]},{"given":"Masayuki","family":"Arai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"189","article-title":"Test generation and dynamic compaction of tests","author":"goel","year":"1979","journal-title":"Proc of the International Test Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519511"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.469663"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2552822"},{"key":"ref14","first-page":"386","article-title":"Conflict-driven answer set solving","author":"gebser","year":"2007","journal-title":"Intl Joint Conf on Artificial Intelligence"},{"key":"ref15","first-page":"1100","article-title":"On the Role of Independent Fault Sets in the Generation of Minimal Test Sets","author":"akers","year":"1987","journal-title":"Proc Intl Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1992.232716"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470645"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242059"},{"key":"ref6","first-page":"1","article-title":"Gate Exhaustive Testing","author":"cho","year":"0","journal-title":"Proc IEEE Intl Test Conf 2005 Paper 31 3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628897"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.78"},{"key":"ref7","first-page":"66","article-title":"Evaluation of Test Metrics: Stuck-at, Bridge Coverage Estimate and Gate Exhaustive","author":"guo","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"ref2","first-page":"1","article-title":"Methodology of Generating Dual-cell-aware Tests","author":"huang","year":"2017","journal-title":"Proc VLSI Test Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000124"}],"event":{"name":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2020,10,19]]},"location":"Frascati, Italy","end":{"date-parts":[[2020,10,21]]}},"container-title":["2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9250742\/9250725\/09250810.pdf?arnumber=9250810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:44:53Z","timestamp":1656344693000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9250810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,19]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dft50435.2020.9250810","relation":{},"subject":[],"published":{"date-parts":[[2020,10,19]]}}}