{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T23:27:18Z","timestamp":1779924438437,"version":"3.53.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/dft52944.2021.9568280","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T15:30:07Z","timestamp":1634743807000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Analyzing the Single Event Upset Vulnerability of Binarized Neural Networks on SRAM FPGAs"],"prefix":"10.1109","author":[{"given":"Ioanna","family":"Souvatzoglou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Athanasios","family":"Papadimitriou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aitzan","family":"Sari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vasileios","family":"Vlagkoulis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mihalis","family":"Psarakis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3186332"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MAES.2020.3008468"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2018.8533235"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645906"},{"key":"ref15","article-title":"Reliability evaluation of mixed-precision architectures","author":"dos santos","year":"0","journal-title":"Proc of the 25th IEEE Intl Symp on High Performance Computer Architecture (HPCA)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2884460"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2983662"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3050707"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875314"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3309551"},{"key":"ref5","article-title":"Pruning and Quantization for Deep Neural Network Acceleration: A Survey","volume":"9671","author":"liang","year":"2021","journal-title":"ArXiv Preprint"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref7","article-title":"Finn: A framework for fast, scalable binarized neural network inference","author":"yaman","year":"0","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2980041"},{"key":"ref1","article-title":"Survey and benchmarking of machine learning accelerators","author":"albert","year":"0","journal-title":"2019 IEEE HPEC conference (HPEC)"},{"key":"ref20","article-title":"A survey on impact of transient faults on bnn inference accelerators","author":"navid","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref22","article-title":"Benchmarking Quantized Neural Networks on FPGAs with FINN","author":"ducasse","year":"2021","journal-title":"ArXiv Preprint"},{"key":"ref21","article-title":"A survey on methods and theories of quantized neural networks","author":"yunhui","year":"2018","journal-title":"ArXiv Preprint"},{"key":"ref24","year":"0"},{"key":"ref23","first-page":"1","article-title":"An open-source framework for Xilinx FPGA reliability evaluation","author":"sari","year":"0","journal-title":"Proc Workshop Open Source Design Autom (OSDA)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"}],"event":{"name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Athens, Greece","start":{"date-parts":[[2021,10,6]]},"end":{"date-parts":[[2021,10,8]]}},"container-title":["2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9568273\/9568279\/09568280.pdf?arnumber=9568280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:47:20Z","timestamp":1652183240000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dft52944.2021.9568280","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}