{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:53:15Z","timestamp":1774907595211,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/dft52944.2021.9568291","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T19:30:07Z","timestamp":1634758207000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["A Lightweight Security Checking Module to Protect Microprocessors against Hardware Trojan Horses"],"prefix":"10.1109","author":[{"given":"Alessandro","family":"Palumbo","sequence":"first","affiliation":[]},{"given":"Luca","family":"Cassano","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Bianchi","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Ottavi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378629"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2287186"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378199"},{"key":"ref14","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICAM.2017.8242145"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422836"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2017.8285773"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653605"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2164908"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928946"},{"key":"ref27","article-title":"Pulpino: A small single-core risc-v soc","author":"traber","year":"0","journal-title":"3rd RISC-V Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8080-9"},{"key":"ref6","author":"donlin","year":"2010","journal-title":"Method and system for secure exchange of ip cores"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2019.8760205"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954998"},{"key":"ref7","article-title":"A survey of hardware trojan taxonomy and detection","volume":"27","author":"tehranipoor","year":"2010","journal-title":"IEEE Design & Test of Computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691207"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559052"},{"key":"ref1","year":"0","journal-title":"Trends in the Global IC Design Service Market"},{"key":"ref20","first-page":"27","article-title":"Control-lock: Securing processor cores against software-controlled hardware trojans","author":"\u0161i\u0161ejkovi?","year":"0","journal-title":"Proceedings of the 2019 on Great Lakes Symposium on VLSI GLSVLSI '19"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2015.7322483"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224959"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569378"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9080961"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368630"}],"event":{"name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Athens, Greece","start":{"date-parts":[[2021,10,6]]},"end":{"date-parts":[[2021,10,8]]}},"container-title":["2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9568273\/9568279\/09568291.pdf?arnumber=9568291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:47:21Z","timestamp":1652197641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dft52944.2021.9568291","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}