{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T16:15:59Z","timestamp":1783613759377,"version":"3.55.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/dft52944.2021.9568296","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T19:30:07Z","timestamp":1634758207000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Static Timing Analysis Induced Simulation Errors for Asynchronous Circuits"],"prefix":"10.1109","author":[{"given":"Stavros","family":"Simoglou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christos","family":"Sotiriou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nikolaos","family":"Blias","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Toward a digital flow for asynchronous VLSI design","author":"ataei","year":"0","journal-title":"Workshop on Open-Source EDA Technology (WOSET"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693268"},{"key":"ref6","year":"2017","journal-title":"Liberty User Guides and Reference Manual Suite Version 2017 06"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.05.005"},{"key":"ref8","year":"2016","journal-title":"PrimeTime GCA Tool Commands Manual Version L-2016 06-SP2 ed"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00078"},{"key":"ref9","author":"cortadella","year":"1996","journal-title":"Petrify A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2019.8862081"}],"event":{"name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Athens, Greece","start":{"date-parts":[[2021,10,6]]},"end":{"date-parts":[[2021,10,8]]}},"container-title":["2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9568273\/9568279\/09568296.pdf?arnumber=9568296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:47:20Z","timestamp":1652197640000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dft52944.2021.9568296","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}