{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:11:42Z","timestamp":1740100302527,"version":"3.37.3"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["IIP1361847"],"award-info":[{"award-number":["IIP1361847"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/dft52944.2021.9568351","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T19:30:07Z","timestamp":1634758207000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Fault Model to Detect Design Errors in Combinational Circuits"],"prefix":"10.1109","author":[{"given":"Puneet Ramesh","family":"Savanur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spyros","family":"Tragoudas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2015.15"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"article-title":"Intrepyd","year":"2021","author":"bruttomesso","key":"ref13"},{"article-title":"ATG","year":"2021","author":"bruttomesso","key":"ref14"},{"key":"ref15","first-page":"1","article-title":"An investigation of three forms of the modified condition decision coverage (MCDC) criterion","author":"chilenski","year":"2001","journal-title":"Office of Aviation Research and Development"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/sej.1994.0025"},{"article-title":"MaskingMCDC","year":"2021","author":"ltd","key":"ref17"},{"key":"ref18","first-page":"1","article-title":"Rationale for accepting masking MC\/DC in certification projects rationale for accepting masking MC\/DC in certification projects","author":"cast","year":"2001","journal-title":"Certification Authorities Software Team (CAST)"},{"year":"2021","key":"ref4","article-title":"DO-178B"},{"key":"ref3","first-page":"1","article-title":"A practical tutorial on modified condition\/decision coverage","volume":"210876","author":"hayhurst","year":"2001","journal-title":"NASA Technical Memorandum"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2554850.2555004"},{"key":"ref5","first-page":"1","article-title":"DO-178C: A new standard for software safety certification","author":"adacore","year":"2010","journal-title":"22nd Annual Systems & Software Technology Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1368088.1368111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/32.286420"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146238.1146242"}],"event":{"name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2021,10,6]]},"location":"Athens, Greece","end":{"date-parts":[[2021,10,8]]}},"container-title":["2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9568273\/9568279\/09568351.pdf?arnumber=9568351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:47:21Z","timestamp":1652197641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dft52944.2021.9568351","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}