{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:11:42Z","timestamp":1740100302436,"version":"3.37.3"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003781","name":"Directorate General of Armaments","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001665","name":"ANR SHNoC","doi-asserted-by":"publisher","award":["ANR-18-CE25-0006"],"award-info":[{"award-number":["ANR-18-CE25-0006"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/dft52944.2021.9568366","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T19:30:07Z","timestamp":1634758207000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A Region-Based Bit-Shuffling Approach Trading Hardware Cost and Fault Mitigation Efficiency"],"prefix":"10.1109","author":[{"given":"Romain","family":"Mercier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cedric","family":"Killian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Angeliki","family":"Kritikakou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youri","family":"Helen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Chillet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"205","article-title":"Multiple Permanent Faults Mitigation Through Bit-Shuffling for Network-on-Chip Architecture","author":"mercier","year":"2020","journal-title":"IEEE Conf Computer Design (ICCD)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9010011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512158"},{"key":"ref13","first-page":"1","article-title":"BiSuT: A NoC-Based Bit-Shuffling Technique for Multiple Permanent Faults Mitigation","author":"mercier","year":"2021","journal-title":"IEEE Trans on Comput -Aided Des of Integr Circuits and Syst (TCAD)"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"key":"ref4","article-title":"Single Event Effects Mitigation Techniques Report","author":"mutuel","year":"2016","journal-title":"Federal Aviation Administration William J Hughes Technical Center"},{"journal-title":"tech rep ESA Requirements and Standards Division","article-title":"Space Product Assurance: Techniques for Radiation Effects Mitigation in AASIC and FPGAs Handbook","year":"2016","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104620"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714948"},{"key":"ref8","article-title":"Code Design for Short Blocks: A Survey","author":"liva","year":"2016","journal-title":"Comput Res Repository (CoRR)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558401"},{"journal-title":"Network-on-Chip The Next Generation of System-on-Chip Integration Taylor & Francis","year":"2014","author":"kundu","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2113-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116377"}],"event":{"name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2021,10,6]]},"location":"Athens, Greece","end":{"date-parts":[[2021,10,8]]}},"container-title":["2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9568273\/9568279\/09568366.pdf?arnumber=9568366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:47:21Z","timestamp":1652197641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568366\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dft52944.2021.9568366","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}