{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:59:38Z","timestamp":1772042378550,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T00:00:00Z","timestamp":1633478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,6]]},"DOI":"10.1109\/dft52944.2021.9568368","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T15:30:07Z","timestamp":1634743807000},"page":"1-4","source":"Crossref","is-referenced-by-count":14,"title":["A Fault Tolerant soft-core obtained from an Interleaved-Multi- Threading RISC- V microprocessor design"],"prefix":"10.1109","author":[{"given":"Marcello","family":"Barbirotta","sequence":"first","affiliation":[]},{"given":"Abdallah","family":"Cheikh","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Mastrandrea","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Menichelli","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Vigli","sequence":"additional","affiliation":[]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544276"},{"key":"ref11","first-page":"581","article-title":"A space-rated soft IP-core compatible with the PIC® hardware architecture and instruction set","volume":"163","author":"blasi","year":"0","journal-title":"Adv Astronaut Sci"},{"key":"ref12","article-title":"An FPGA-based RISC-V Computer Architecture Orbital Laboratory on a PocketCube Satellite","author":"blasi","year":"2019","journal-title":"Proc of 5th IAA Conference on University Satellite Missions and CubeSat Workshop"},{"key":"ref13","article-title":"The microarchitecture of a multi-threaded RISC- Vcompliant processing core family for IoT end-nodes","volume":"512","author":"cheikh","year":"0","journal-title":"Applepies 2017 Lecture Notes in Electrical engineering"},{"key":"ref14","first-page":"45","article-title":"Investigation on the optimal pipeline organization in RISC- Vmultithreaded soft processor cores","author":"olivieri","year":"0","journal-title":"2017 New Generation of CAS (NGCAS)"},{"key":"ref15","first-page":"505","article-title":"Efficient mathematic accelerator design coupled with an IMT RISC-V microprocessor","volume":"627","author":"cheikh","year":"0","journal-title":"Applepies 2019 Lecture Notes in Electrical Engineering"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3050962"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICRITO.2015.7359366"},{"key":"ref4","article-title":"Efficient transient-fault tolerance for multithreaded processors using dual-thread execution","author":"yi","year":"0","journal-title":"2006 International Conference on Computer Design"},{"key":"ref3","article-title":"Using Triple Modular Redundant (TMR) Technique in Critical Systems Operation","author":"samira abu","year":"0","journal-title":"Proceeding Book of First Conference for Engineering Sciences and Technology (CEST-2018)(Part 1)"},{"key":"ref6","first-page":"1","article-title":"A survey on multithreading alternatives for soft error fault tolerance","author":"isil","year":"2019","journal-title":"ACM Computing Surveys (CSUR) 52 2"},{"key":"ref5","article-title":"A survey of fault tolerance approaches on different architecture levels","author":"lukas","year":"0","journal-title":"ARCS 2017 30th International Conference on Architecture of Computing Systems VDE"},{"key":"ref8","article-title":"Towards a Heterogeneous Fault-Tolerance Architecture based on Arm and RISC-V Processors","volume":"1","author":"cristiano","year":"0","journal-title":"IECON 2019– 45th Annual Conference of the IEEE Industrial Electronics Society"},{"key":"ref7","article-title":"Dual-core lockstep enhanced with redundant multithread support and control-flow error detection","volume":"1","author":"pe\u00f1a-fernandez","year":"2019","journal-title":"Microelectronics Reliability"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/app8030465"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2019.8704614"},{"key":"ref9","first-page":"1","article-title":"Fault resilience analysis of a RISC- Vmicroprocessor design through a dedicated UVM environment","author":"barbirotta","year":"2020","journal-title":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"}],"event":{"name":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Athens, Greece","start":{"date-parts":[[2021,10,6]]},"end":{"date-parts":[[2021,10,8]]}},"container-title":["2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9568273\/9568279\/09568368.pdf?arnumber=9568368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:47:20Z","timestamp":1652183240000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9568368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dft52944.2021.9568368","relation":{},"subject":[],"published":{"date-parts":[[2021,10,6]]}}}