{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:26:08Z","timestamp":1740101168896,"version":"3.37.3"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,19]]},"DOI":"10.1109\/dft56152.2022.9962337","type":"proceedings-article","created":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:31:33Z","timestamp":1669854693000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of the Effects of SEUs on Configuration Memories in FPGA Implemented QC-LDPC Decoders"],"prefix":"10.1109","author":[{"given":"Zhen","family":"Gao","sequence":"first","affiliation":[{"name":"Tianjin University,School of Electrical and Information Engineering,Tianjin,China,300072"}]},{"given":"Yinghao","family":"Cheng","sequence":"additional","affiliation":[{"name":"Tianjin University,School of Electrical and Information Engineering,Tianjin,China,300072"}]},{"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[{"name":"Universidad Carlos III de Madrid,Leganés,Madrid,Spain,28911"}]}],"member":"263","event":{"name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2022,10,19]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,10,21]]}},"container-title":["2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9962319\/9962334\/09962337.pdf?arnumber=9962337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T20:09:24Z","timestamp":1671480564000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9962337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,19]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/dft56152.2022.9962337","relation":{},"subject":[],"published":{"date-parts":[[2022,10,19]]}}}