{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:26:09Z","timestamp":1740101169409,"version":"3.37.3"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010623","name":"University of Thessaly","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010623","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010623","name":"University of Thessaly","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010623","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,19]]},"DOI":"10.1109\/dft56152.2022.9962347","type":"proceedings-article","created":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T20:55:13Z","timestamp":1669928113000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["RADPlace-MS: A Timing-Driven Placer and Optimiser for ASICs Radiation Hardening"],"prefix":"10.1109","author":[{"given":"Christos","family":"Georgakidis","sequence":"first","affiliation":[{"name":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"}]},{"given":"Stavros","family":"Simoglou","sequence":"additional","affiliation":[{"name":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"}]},{"given":"Christos","family":"Sotiriou","sequence":"additional","affiliation":[{"name":"University of Thessaly,Department of Electrical and Computer Engineering,Volos,Greece"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.65"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00065"},{"key":"ref12","first-page":"1","article-title":"Radiation Hardening Legalisation Satisfying TMR Spacing Constraints with Respect to HPWL","author":"georgakidis","year":"2020","journal-title":"2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT52944.2021.9568290"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.05.005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2168425"},{"key":"ref4","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"kelin","year":"2010","journal-title":"2010 IEEE International Reliability Physics Symposium"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref6","first-page":"563","article-title":"Design of SEU-hardened CMOS memory cells: the HIT cell","author":"bessot","year":"1993","journal-title":"RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3)"},{"key":"ref5","first-page":"22","article-title":"The design against radiation effects (DARE) library","author":"redant","year":"2004","journal-title":"RADECS Workshop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1515\/9781400882618-003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315343"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996639"},{"article-title":"Space product assurance","year":"2016","author":"secretariat","key":"ref1"}],"event":{"name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2022,10,19]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,10,21]]}},"container-title":["2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9962319\/9962334\/09962347.pdf?arnumber=9962347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T20:09:26Z","timestamp":1671480566000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9962347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,19]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dft56152.2022.9962347","relation":{},"subject":[],"published":{"date-parts":[[2022,10,19]]}}}