{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T20:47:11Z","timestamp":1774039631788,"version":"3.50.1"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,19]]},"DOI":"10.1109\/dft56152.2022.9962355","type":"proceedings-article","created":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:31:33Z","timestamp":1669854693000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Operational Age Estimation of ICs using Gaussian Process Regression"],"prefix":"10.1109","author":[{"given":"Anmol Singh","family":"Narwariya","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Hyderabad,India"}]},{"given":"Pabitra","family":"Das","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Hyderabad,India"}]},{"given":"Saqib","family":"Khursheed","sequence":"additional","affiliation":[{"name":"University of Liverpool,Department of Electrical Engineering and Electronics,UK"}]},{"given":"Amit","family":"Acharyya","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Hyderabad,India"}]}],"member":"263","event":{"name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Austin, TX, USA","start":{"date-parts":[[2022,10,19]]},"end":{"date-parts":[[2022,10,21]]}},"container-title":["2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9962319\/9962334\/09962355.pdf?arnumber=9962355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T20:09:28Z","timestamp":1671480568000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9962355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,19]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/dft56152.2022.9962355","relation":{},"subject":[],"published":{"date-parts":[[2022,10,19]]}}}