{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:33:07Z","timestamp":1743064387407,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,19]],"date-time":"2022-10-19T00:00:00Z","timestamp":1666137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002341","name":"Academy of Finland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004356","name":"Nokia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004356","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,19]]},"DOI":"10.1109\/dft56152.2022.9962358","type":"proceedings-article","created":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T20:55:13Z","timestamp":1669928113000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Thread-level Parallelism in Fault Simulation of Deep Neural Networks on Multi-Processor Systems"],"prefix":"10.1109","author":[{"given":"Masoomeh","family":"Karami","sequence":"first","affiliation":[{"name":"University of Turku,Department of Future Technologies,Turku,Finland"}]},{"given":"Mohammad-Hashem","family":"Haghbayan","sequence":"additional","affiliation":[{"name":"University of Turku,Department of Future Technologies,Turku,Finland"}]},{"given":"Masoumeh","family":"Ebrahimi","sequence":"additional","affiliation":[{"name":"University of Turku,Department of Future Technologies,Turku,Finland"}]},{"given":"Antonio","family":"Miele","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Dip. Elettronica, Informazione e Bioingegneria,Milan,Italy"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[{"name":"University of Turku,Department of Future Technologies,Turku,Finland"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.238447"},{"key":"ref11","article-title":"Fault Simulation on Massively Parallel SIMD Machines: Algorithms, Implementations and Results","volume":"19","author":"v n","year":"0","journal-title":"J Electron Test"},{"key":"ref12","first-page":"564","article-title":"Pipelined fault simulation on parallel machines using the circuit flow graph","author":"tai","year":"1993","journal-title":"ICCD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391679"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.215006"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.ress.2018.07.011"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21501-8_69"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181740"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.04.015"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.101689"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890150"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.58"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203882"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477313"},{"journal-title":"Digital System Test and Testable Design Using HDL Models and Architectures","year":"2010","author":"navabi","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0226"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSRE5003.2020.00047"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS50041.2021.9465432"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"}],"event":{"name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2022,10,19]]},"location":"Austin, TX, USA","end":{"date-parts":[[2022,10,21]]}},"container-title":["2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9962319\/9962334\/09962358.pdf?arnumber=9962358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T20:09:28Z","timestamp":1671480568000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9962358\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,19]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dft56152.2022.9962358","relation":{},"subject":[],"published":{"date-parts":[[2022,10,19]]}}}