{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:47:58Z","timestamp":1725727678782},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,3]]},"DOI":"10.1109\/dft59622.2023.10313528","type":"proceedings-article","created":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T18:48:30Z","timestamp":1699987710000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Challenges in Machine Learning Techniques to Estimate Reliability from Transistors to Circuits"],"prefix":"10.1109","author":[{"given":"Victor M.","family":"van Santen","sequence":"first","affiliation":[{"name":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Florian","family":"Klemme","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Paul R.","family":"Genssler","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Semiconductor Test and Reliability (STAR),Stuttgart,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128345"},{"key":"ref2","article-title":"A reliability enhanced 5nm cmos technology featuring 5 th generation finfet with fully-developed euv and high mobility channel for mobile soc and high performance computing application","author":"Liu","year":"2020","journal-title":"IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4_3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2017.2717790"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2898006"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854405"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT52063.2021.9427356"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2019.2959700"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860643"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3057900"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-6120-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353659"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2989735"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3289325"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00020"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/les.2022.3192093"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3151857"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3558000"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474096"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.3032343"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108586"},{"key":"ref24","article-title":"Bti and hcd degradation in a complete 32\u00d7 64 bit sram array\u2013including sense amplifiers and write drivers\u2013under processor activity","author":"van Santen","year":"2020","journal-title":"IRPS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2019.2893017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218643"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3069664"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3147587"}],"event":{"name":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2023,10,3]]},"location":"Juan-Les-Pins, France","end":{"date-parts":[[2023,10,5]]}},"container-title":["2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10313343\/10313345\/10313528.pdf?arnumber=10313528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T16:35:23Z","timestamp":1709397323000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10313528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/dft59622.2023.10313528","relation":{},"subject":[],"published":{"date-parts":[[2023,10,3]]}}}