{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T05:01:07Z","timestamp":1783400467209,"version":"3.54.6"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,3]]},"DOI":"10.1109\/dft59622.2023.10313547","type":"proceedings-article","created":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T13:48:30Z","timestamp":1699969710000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A Self Aware Security Approach for Real Time Neural Network Applications from Row Hammer Attacks in Multi FPGA Multi User Environment"],"prefix":"10.1109","author":[{"given":"Krishnendu","family":"Guha","sequence":"first","affiliation":[{"name":"University Collge Cork (UCC),Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gouriprasad","family":"Bhattacharyya","sequence":"additional","affiliation":[{"name":"Intel,India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID2022.2022.00053"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3274694.3274740"},{"key":"ref4","article-title":"Dnn-alias: Deep neural network protection against side-channel attacks via layer balancing","author":"Ahmadi","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID51830.2021.00050"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378460"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/app11156790"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3106169"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702279"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/233551.233553"},{"key":"ref12","article-title":"Security of cloud fpgas: A survey","author":"Jin","year":"2020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"}],"event":{"name":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Juan-Les-Pins, France","start":{"date-parts":[[2023,10,3]]},"end":{"date-parts":[[2023,10,5]]}},"container-title":["2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10313343\/10313345\/10313547.pdf?arnumber=10313547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T16:15:04Z","timestamp":1710346504000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10313547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dft59622.2023.10313547","relation":{},"subject":[],"published":{"date-parts":[[2023,10,3]]}}}