{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T12:50:18Z","timestamp":1758631818689,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,3]]},"DOI":"10.1109\/dft59622.2023.10313548","type":"proceedings-article","created":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T18:48:30Z","timestamp":1699987710000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["EnSAFe: Enabling Sustainable SoC Security Auditing using eFPGA-based Accelerators"],"prefix":"10.1109","author":[{"given":"Mridha Md","family":"Mashahedur Rahman","sequence":"first","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shams","family":"Tarek","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimia Zamiri","family":"Azar","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Arnold: An eFPGA-augmented RISC-V SoC for flexible and low-power IoT end nodes","author":"S","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2930412"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473910"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref5","article-title":"Fuzz, Penetration, and AI Testing for SoC Security Verification: Challenges and Solutions","author":"Azar","year":"2022","journal-title":"Cryptology ePrint Archive"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360535"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372616"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297409"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/iSES52644.2021.00100"},{"key":"ref12","article-title":"SoC Security Properties and Rules","author":"Farzana","year":"2021","journal-title":"Cryptology ePrint Archive"},{"key":"ref13","volume-title":"Computer Security: Principles and Practice","volume":"2","author":"Stallings","year":"2012"},{"key":"ref14","first-page":"92","article-title":"Rethinking watermark: Providing proof of IP ownership in modern socs","author":"Anandakumar","year":"2022","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3080257"},{"key":"ref17","article-title":"Advances in Logic Locking: Past, Present, and Prospects","author":"Kamali","year":"2022","journal-title":"Cryptology ePrint Archive"},{"journal-title":"System-on-chip security assertions","year":"2020","author":"Lyu","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244336"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"year":"2020","key":"ref21","article-title":"SkyWater Open Source PDK"},{"article-title":"Genesys 2 FGPGA Development Board","volume-title":"Digilent Genesys 2","year":"2016","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"}],"event":{"name":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2023,10,3]]},"location":"Juan-Les-Pins, France","end":{"date-parts":[[2023,10,5]]}},"container-title":["2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10313343\/10313345\/10313548.pdf?arnumber=10313548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T16:36:21Z","timestamp":1709397381000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10313548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dft59622.2023.10313548","relation":{},"subject":[],"published":{"date-parts":[[2023,10,3]]}}}