{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:55:46Z","timestamp":1725735346009},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T00:00:00Z","timestamp":1696291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,3]]},"DOI":"10.1109\/dft59622.2023.10313561","type":"proceedings-article","created":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T18:48:30Z","timestamp":1699987710000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["On Attacking Scan-based Logic Locking Schemes"],"prefix":"10.1109","author":[{"given":"Govind Rajhans","family":"Jadhav","sequence":"first","affiliation":[{"name":"IIT Bombay,India"}]},{"given":"Sonali","family":"Shukla","sequence":"additional","affiliation":[{"name":"IIT Bombay,India"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"IIT Bombay,India"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Advances in logic locking: Past, present, and prospects","author":"Kamali","year":"2022","journal-title":"Cryptology ePrint Archive"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407655"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3029133"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586314"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368626"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3442379"}],"event":{"name":"2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2023,10,3]]},"location":"Juan-Les-Pins, France","end":{"date-parts":[[2023,10,5]]}},"container-title":["2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10313343\/10313345\/10313561.pdf?arnumber=10313561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T20:15:22Z","timestamp":1710360922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10313561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dft59622.2023.10313561","relation":{},"subject":[],"published":{"date-parts":[[2023,10,3]]}}}