{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:17:35Z","timestamp":1771467455584,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,8]]},"DOI":"10.1109\/dft63277.2024.10753529","type":"proceedings-article","created":{"date-parts":[[2024,11,20]],"date-time":"2024-11-20T18:56:38Z","timestamp":1732128998000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Special Session: Overcoming Transient Faults and Aging Effects in Digital Computing-in-Memory Architectures: Detection, Tolerance, and Mitigation Strategies"],"prefix":"10.1109","author":[{"given":"Yu-Guang","family":"Chen","sequence":"first","affiliation":[{"name":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"}]},{"given":"Ting-Yi","family":"Wu","sequence":"additional","affiliation":[{"name":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2017.8122757"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICIPTM54933.2022.9754016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2981901"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031424"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref7","first-page":"250","article-title":"Quadruple Time Redundancy Adders","volume-title":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT\u201903)","author":"Townsend"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.97"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.56"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.02.033"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SCEECS.2018.8546908"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/R10-HTC.2018.8629854"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.75"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1145\/2024724.2024881","article-title":"Design sensitivity of Single Event Transients in scaled logic circuits","volume-title":"2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Velamala"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2782831"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2462811"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045134"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ITCAsia55616.2022.00020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1155\/2019\/3905094"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1006\/jcom.1997.0439"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/dft.2014.6962061"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/vlsi-soc.2019.8920333"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2014.29"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325252"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.12.006"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.21953"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3383411"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2734839"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158708"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST57943.2023.10176426"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473943"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MIPRO.2014.6859531"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062331"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3193928"}],"event":{"name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Didcot, United Kingdom","start":{"date-parts":[[2024,10,8]]},"end":{"date-parts":[[2024,10,10]]}},"container-title":["2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10753497\/10753498\/10753529.pdf?arnumber=10753529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T18:13:05Z","timestamp":1732731185000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,8]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/dft63277.2024.10753529","relation":{},"subject":[],"published":{"date-parts":[[2024,10,8]]}}}