{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:32:50Z","timestamp":1779294770046,"version":"3.51.4"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,8]]},"DOI":"10.1109\/dft63277.2024.10753540","type":"proceedings-article","created":{"date-parts":[[2024,11,20]],"date-time":"2024-11-20T18:56:38Z","timestamp":1732128998000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["An Experimental Comparison of RISC-V Processors: Performance, Power, Area and Security - Special Session Paper-"],"prefix":"10.1109","author":[{"given":"Elia","family":"Lazzeri","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno Endres","family":"Forlin","sequence":"additional","affiliation":[{"name":"University of Twente,Faculty of Electrical Engineering, Mathematics, and Computer Science,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Furano","sequence":"additional","affiliation":[{"name":"Europeran Space Agency,European Space Research and Technology Centre,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Ottavi","sequence":"additional","affiliation":[{"name":"University of Twente,Faculty of Electrical Engineering, Mathematics, and Computer Science,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Cassano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Dipartimento di Elettronica, Informazione e Bioingegneria,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"RISC-V Market Analysis: The New Kid on the Block","year":"2024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AERO53065.2022.9843361"},{"key":"ref3","volume-title":"The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor","author":"Celio","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00020"},{"key":"ref5","volume-title":"The Integrated Systems Laboratory (IIS) of ETH Zurich and Energy-efficient Embedded Systems (EEES) group of the University of Bologna","year":"2024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3246491"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00052"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994796"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2019.8760205"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962340"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS56758.2023.10174099"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3442479"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962352"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224862"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3442479"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea13010001"}],"event":{"name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","location":"Didcot, United Kingdom","start":{"date-parts":[[2024,10,8]]},"end":{"date-parts":[[2024,10,10]]}},"container-title":["2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10753497\/10753498\/10753540.pdf?arnumber=10753540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T18:13:08Z","timestamp":1732731188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,8]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dft63277.2024.10753540","relation":{},"subject":[],"published":{"date-parts":[[2024,10,8]]}}}