{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:46:09Z","timestamp":1755794769576,"version":"3.29.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,8]]},"DOI":"10.1109\/dft63277.2024.10753545","type":"proceedings-article","created":{"date-parts":[[2024,11,20]],"date-time":"2024-11-20T18:56:38Z","timestamp":1732128998000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A Structural Testing Approach for SRAM Address Decoders Using Cell-Aware Methodology"],"prefix":"10.1109","author":[{"given":"X.","family":"Xhafa","sequence":"first","affiliation":[{"name":"University of Montpellier\/CNRS,LIRMM,Montpellier,France"}]},{"given":"E.","family":"Faehn","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Crolles,France"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[{"name":"University of Montpellier\/CNRS,LIRMM,Montpellier,France"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[{"name":"University of Montpellier\/CNRS,LIRMM,Montpellier,France"}]}],"member":"263","reference":[{"volume-title":"International roadmap for devices and systems","year":"2020","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2004.24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3029600"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS56758.2023.10174118"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-6706-3","volume-title":"Testing static random access memories: defects, fault models and test patterns","volume":"26","author":"Hamdioui","year":"2004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0938-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139151"},{"volume-title":"Testing semiconductor memories: theory and practice","year":"1991","author":"Van de Goor","key":"ref10"}],"event":{"name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2024,10,8]]},"location":"Didcot, United Kingdom","end":{"date-parts":[[2024,10,10]]}},"container-title":["2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10753497\/10753498\/10753545.pdf?arnumber=10753545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T17:57:45Z","timestamp":1732730265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dft63277.2024.10753545","relation":{},"subject":[],"published":{"date-parts":[[2024,10,8]]}}}