{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:48:46Z","timestamp":1764175726892,"version":"3.37.3"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T00:00:00Z","timestamp":1728345600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science (JSPS)","doi-asserted-by":"publisher","award":["21K11817"],"award-info":[{"award-number":["21K11817"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,8]]},"DOI":"10.1109\/dft63277.2024.10753554","type":"proceedings-article","created":{"date-parts":[[2024,11,20]],"date-time":"2024-11-20T18:56:38Z","timestamp":1732128998000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A Low Power Oriented Multiple Target Test Generation Method for 2-Cycle Gate-Exhaustive Faults"],"prefix":"10.1109","author":[{"given":"Toshinori","family":"Hosokawa","sequence":"first","affiliation":[{"name":"College of Industrial Technology, Nihon University,Chiba,JAPAN"}]},{"given":"Momona","family":"Mizota","sequence":"additional","affiliation":[{"name":"Graduate School of Industrial Technology, Nihon University,Chiba,JAPAN"}]},{"given":"Masayoshi","family":"Yoshimura","sequence":"additional","affiliation":[{"name":"Kyoto Sangyo University,Faculty of Information Science and Engineering,Kyoto,JAPAN"}]},{"given":"Masayuki","family":"Arai","sequence":"additional","affiliation":[{"name":"College of Industrial Technology, Nihon University,Chiba,JAPAN"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/4317.001.0001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584040"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3081046"},{"key":"ref5","first-page":"189","article-title":"Test generation and dynamic compaction of tests","volume-title":"Proc. of the International Test Conference","author":"Goel","year":"1979"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519511"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.469663"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2552822"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.311647"},{"volume-title":"VLSI Test Principles and Architectures: Design for Testability","year":"2006","author":"Wang","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380825"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282281"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E100.A.2824"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875434"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14186-7_16"},{"key":"ref18","first-page":"1100","article-title":"On the Role of Independent Fault Sets in the Generation of Minimal Test Sets","volume-title":"Proc. Intl. Test Conf","author":"Akers","year":"1987"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-2493-2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.artint.2012.04.001"}],"event":{"name":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2024,10,8]]},"location":"Didcot, United Kingdom","end":{"date-parts":[[2024,10,10]]}},"container-title":["2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10753497\/10753498\/10753554.pdf?arnumber=10753554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T18:13:14Z","timestamp":1732731194000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10753554\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dft63277.2024.10753554","relation":{},"subject":[],"published":{"date-parts":[[2024,10,8]]}}}