{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T07:56:45Z","timestamp":1764143805072,"version":"3.46.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,21]]},"DOI":"10.1109\/dft66274.2025.11257453","type":"proceedings-article","created":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T18:27:02Z","timestamp":1764095222000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Functional Synchronization for Online Testing of Identical Logic Blocks"],"prefix":"10.1109","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University,West Lafayette,IN,U.S.A.,47907"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSN.2000.857579"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1145\/342001.339652","article-title":"Transient Fault Detection via Simultaneous Multithreading","author":"Reinhardt","year":"2000","journal-title":"Proc. IntI. Symp. on Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840845"},{"volume-title":"Fault - Tolerant Systems, Morgan Kaufman Publishers","year":"2007","author":"Koren","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873680"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2343156"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2016.7604681"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iolts.2016.7604682"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iolts.2016.7604685"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2016.7604704"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2948878"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3501402"},{"volume-title":"Silent Data Corruptions at Scale","year":"2021","author":"Dixit","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3285094"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48228.2024.10529392"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3330821"},{"volume-title":"Computer Organization and Design The H ardware\/ Software Inter face","year":"1994","author":"Patterson","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2341674"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2774822"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2968904"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2917843"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3330648"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3368278"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3380550"}],"event":{"name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2025,10,21]]},"location":"Barcelona, Spain","end":{"date-parts":[[2025,10,23]]}},"container-title":["2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11253546\/11257433\/11257453.pdf?arnumber=11257453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T07:52:37Z","timestamp":1764143557000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11257453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,21]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/dft66274.2025.11257453","relation":{},"subject":[],"published":{"date-parts":[[2025,10,21]]}}}