{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T08:02:45Z","timestamp":1764144165309,"version":"3.46.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,21]]},"DOI":"10.1109\/dft66274.2025.11257459","type":"proceedings-article","created":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T18:27:02Z","timestamp":1764095222000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Reliability and Performance Evaluation of a Fault-Tolerant MPSoC Interconnection Architecture"],"prefix":"10.1109","author":[{"given":"Thiago H.","family":"Rausch","sequence":"first","affiliation":[{"name":"LEDS, University of Vale do Itajaí,Brazil"}]},{"given":"Wesley","family":"Grignani","sequence":"additional","affiliation":[{"name":"IES, University of Montpellier, CNRS,Montpellier,France"}]},{"given":"Luigi","family":"Dilillo","sequence":"additional","affiliation":[{"name":"IES, University of Montpellier, CNRS,Montpellier,France"}]},{"given":"Douglas R.","family":"Melo","sequence":"additional","affiliation":[{"name":"LEDS, University of Vale do Itajaí,Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isvlsi.2006.65"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/b17748"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14352-1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/s19245416"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.14210\/cotb.v15.p172-178"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS64004.2025.10966348"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875417"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/s20185355"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iolts52814.2021.9486689"},{"volume-title":"OpTiMSoC enabled demonstrator system with fault-tolerant NoC","year":"2021","author":"Koenen","key":"ref10"},{"journal-title":"Soft-error and hard-fault tolerant architecture and routing algorithm for reliable 3D-NoC systems","year":"2020","author":"Dang","key":"ref11"},{"key":"ref12","article-title":"High performance spaceflight computer","volume-title":"NASA Science & Technology Mission Directorate, White Paper TMG-23Jul2024-1","author":"Aeronautics","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT63277.2024.10753558"}],"event":{"name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2025,10,21]]},"location":"Barcelona, Spain","end":{"date-parts":[[2025,10,23]]}},"container-title":["2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11253546\/11257433\/11257459.pdf?arnumber=11257459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T07:59:30Z","timestamp":1764143970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11257459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,21]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dft66274.2025.11257459","relation":{},"subject":[],"published":{"date-parts":[[2025,10,21]]}}}