{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:04:28Z","timestamp":1764183868855,"version":"3.46.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,21]]},"DOI":"10.1109\/dft66274.2025.11257532","type":"proceedings-article","created":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T18:27:02Z","timestamp":1764095222000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Approximate Memory Protection Against Double-Adjacent Bit Errors with Low Redundancy SEC-DAEC Codes"],"prefix":"10.1109","author":[{"given":"Wenqi","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanshan","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Information and Communication Engineering, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yin","family":"Cheng","sequence":"additional","affiliation":[{"name":"School of Information and Communication Engineering, University of Electronic Science and Technology of China,Chengdu,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Electrical and Information Engineering, Tianjin University,Tianjin,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Reviriego","sequence":"additional","affiliation":[{"name":"Universidad Politécnica de Madrid,ETSI de Telecomunicación,Madrid,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[{"name":"Northeastern University,Department of Electronical and Computer Engineering,Boston,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TDMR.2005.853449"},{"year":"2004","author":"Lin","journal-title":"Error control coding","key":"ref2"},{"volume-title":"Intel Processors and Microprocessors for All That You Do","year":"2025","key":"ref3"},{"volume-title":"AMD Ryzen Processors for Enterprise Laptops","year":"2025","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TNS.2008.2007646"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ted.2010.2047907"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TDMR.2012.2204753"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/VTS.2007.40"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1016\/j.vlsi.2022.11.003"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/j.microrel.2019.03.012"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TDMR.2014.2332364"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TVLSI.2014.2319291"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TC.2015.2498547"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/WCSP62071.2024.10827144"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCSVT.2021.3082521"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JSAIT.2021.3126687"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1049\/el.2016.0077"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1016\/j.microrel.2016.06.002"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/3711844"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.35784\/jcsi.2919"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.20473\/jisebi.7.1.42-55"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/COMPAS60761.2024.10797173"},{"key":"ref23","first-page":"1","author":"Nagel.","year":"2021","journal-title":"A white paper on neural network quantization"}],"event":{"name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2025,10,21]]},"location":"Barcelona, Spain","end":{"date-parts":[[2025,10,23]]}},"container-title":["2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11253546\/11257433\/11257532.pdf?arnumber=11257532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T19:00:34Z","timestamp":1764183634000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11257532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,21]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dft66274.2025.11257532","relation":{},"subject":[],"published":{"date-parts":[[2025,10,21]]}}}