{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T08:17:00Z","timestamp":1764145020251,"version":"3.46.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:00:00Z","timestamp":1761004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,21]]},"DOI":"10.1109\/dft66274.2025.11257546","type":"proceedings-article","created":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T18:27:02Z","timestamp":1764095222000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing Software Self-Test Pattern Generation for Specific Components"],"prefix":"10.1109","author":[{"given":"Jad","family":"Al Halabi","sequence":"first","affiliation":[{"name":"Infineon Technologies AG,Munich,Germany"}]},{"given":"Melis","family":"Cetinkaya","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Munich,Germany"}]},{"given":"Endri","family":"Kaja","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Munich,Germany"}]},{"given":"Mounika","family":"Vaddeboina","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Munich,Germany"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Munich,Germany"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/DFT63277.2024.10753552"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/VLSI-SoC.2016.7753576"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/DFT52944.2021.9568310"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DFT56152.2022.9962369"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MDT.2010.5"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TEST.2002.1041810"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TVLSI.2007.896908"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DATE.2012.6176506"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/DATE.2001.915003"},{"key":"ref10","article-title":"Instruction Sets Should Be Free: The Case For RISC-V","volume-title":"Technical Report UCB\/EECS-2014-146","author":"Asanovic","year":"2014"}],"event":{"name":"2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2025,10,21]]},"location":"Barcelona, Spain","end":{"date-parts":[[2025,10,23]]}},"container-title":["2025 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11253546\/11257433\/11257546.pdf?arnumber=11257546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T08:14:28Z","timestamp":1764144868000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11257546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,21]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dft66274.2025.11257546","relation":{},"subject":[],"published":{"date-parts":[[2025,10,21]]}}}