{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:25:54Z","timestamp":1725517554644},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2001.966755","type":"proceedings-article","created":{"date-parts":[[2002,11,13]],"date-time":"2002-11-13T16:20:35Z","timestamp":1037204435000},"page":"78-83","source":"Crossref","is-referenced-by-count":1,"title":["Enhanced concurrent error correcting arithmetic unit design using alternating logic"],"prefix":"10.1109","author":[{"family":"Tat Ngai","sequence":"first","affiliation":[]},{"family":"Chen He","sequence":"additional","affiliation":[]},{"given":"E.E.Jr.","family":"Swartzlander","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/4.281"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TC.1982.1676055"},{"year":"1995","author":"hsu","journal-title":"Concurrent Error Correcting Arithmetic Processors","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/DFTVS.1992.224350"},{"year":"1996","journal-title":"MAX Manual 3 2","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DFTVS.2000.887153"},{"year":"1978","author":"kohavi","journal-title":"Switching and Finite Automata Theory","key":"ref8"},{"key":"ref7","first-page":"348","article-title":"Logic design of fault-tolerant arithmetic units based on the data complementation strategy","author":"takeda","year":"1980","journal-title":"Proc Int l Symp Fault-Tolerant Computing"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TC.1978.1675011"},{"year":"1996","journal-title":"MMI-SUE Manual 4 1","key":"ref9"},{"year":"1989","author":"johnson","journal-title":"Design and Analysis of Fault Tolerant Digital Systems","key":"ref1"}],"event":{"acronym":"DFTVS-01","name":"2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","location":"San Francisco, CA, USA"},"container-title":["Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7641\/20867\/00966755.pdf?arnumber=966755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T13:14:13Z","timestamp":1489151653000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/966755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2001.966755","relation":{},"subject":[]}}