{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:56:42Z","timestamp":1729634202882,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173500","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"40-47","source":"Crossref","is-referenced-by-count":5,"title":["A test-vector generation methodology for crosstalk noise faults"],"prefix":"10.1109","author":[{"given":"H.","family":"Hashempour","sequence":"first","affiliation":[]},{"family":"Yong-Bin Kim","sequence":"additional","affiliation":[]},{"given":"N.","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Analytic Models for Crosstalk Delay and Pulse Analysis Under Nin-Ideal Inputs","author":"chen","year":"1997","journal-title":"Proc of Intl Test Conf"},{"journal-title":"High-Speed VLSI Interconnections Modeling Analysis and Simulation","year":"1994","author":"goel","key":"ref11"},{"key":"ref12","article-title":"Test Generation in VLSI circuits for Crosstalk Noise","author":"chen","year":"1998","journal-title":"Proc Intl Test Conf"},{"key":"ref13","article-title":"SATO: An efficient propositional prover","author":"zhang","year":"1997","journal-title":"Proc Ninth Intl Conf on Automated Deduction"},{"key":"ref4","article-title":"Built-In-Chip Testing of Voltage Overshoots","author":"attarha","year":"2001","journal-title":"Proc 19th IEEE VLSI Test Symposium"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/337292.337597","article-title":"Self-Test Methodology for At-Speed Test of Crosstalk in Chip Inter-connects","author":"bai","year":"2000","journal-title":"Proc 37th Design Automation Conference"},{"key":"ref6","article-title":"Automatic test pattern generation for crosstalk glitches in digital circuits","author":"lee","year":"1998","journal-title":"Proc VTS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.265680"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902712"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref1","article-title":"High-level Crosstalk Defect Simulation for System-on-Chip Interconnects","author":"bai","year":"2001","journal-title":"Proc 19th IEEE VLSI Test Symposium"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/12.769433","article-title":"GRASP: A Search Algorithm for Propositional Satisfia-bility","volume":"48","author":"marques-silva","year":"1999","journal-title":"IEEE Transactions on Computers"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173500.pdf?arnumber=1173500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:01Z","timestamp":1497552361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173500","relation":{},"subject":[]}}