{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:50:52Z","timestamp":1742381452078,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173502","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"60-68","source":"Crossref","is-referenced-by-count":8,"title":["Designing self-checking FPGAs through error detection codes"],"prefix":"10.1109","author":[{"given":"C.","family":"Bolchini","sequence":"first","affiliation":[]},{"given":"F.","family":"Salice","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777813"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802891"},{"journal-title":"Virtex-II Pro Platform FPGA Handbook","year":"2001","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.735929"},{"key":"ref14","first-page":"651","article-title":"Logic Synthesis Techniques for Reduced Area Implementation of Multilevel Circuits with Concurrent Error Detection","author":"touba","year":"1994","journal-title":"Proc of Int Conf on Computer-Aided Design (ICCAD)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.485779"},{"key":"ref16","article-title":"Logic Synthesis and Optimization Benchmarks User Guides, Version 3.0","author":"yang","year":"1991","journal-title":"Technical Report Microelectronics Center of North Carolina"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855275"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/92.920830","article-title":"BIST-Based Test and Diagnosis of FPGA Logic Blocks","volume":"9","author":"stroud","year":"2001","journal-title":"IEEE Transaction on VLSI systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329205"},{"key":"ref5","first-page":"105","article-title":"Efficient Supporting Fault-Tolerance in FPGAs","author":"lach","year":"1998","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1007\/3-540-44614-1_16","article-title":"Design of a Fault Tolerant FPGA","author":"bartzick","year":"2000","journal-title":"Proc Field-Programmable Logic and Applications The Roadmap to Reconfigurable Computing 10th International Workshop FPL 2000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.736139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476956"},{"journal-title":"HTK Version 1 5","article-title":"Virtex Series Configuration Architecture User Guide","year":"2000","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"591","DOI":"10.1023\/A:1008365019152","article-title":"A fault tolerant technique for FPGAs","volume":"16","author":"emmert","year":"2000","journal-title":"Journal of Electronic Testing Theory and Applications"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173502.pdf?arnumber=1173502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:46:01Z","timestamp":1497566761000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173502","relation":{},"subject":[]}}