{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:46:09Z","timestamp":1744263969428,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173505","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"87-95","source":"Crossref","is-referenced-by-count":3,"title":["Input ordering in concurrent checkers to reduce power consumption"],"prefix":"10.1109","author":[{"given":"K.","family":"Mohanram","sequence":"first","affiliation":[]},{"given":"N.A.","family":"Touba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"113","article-title":"Effects of Correlations on Accuracy of Power Analysis-Experimental Study","author":"schneider","year":"1996","journal-title":"Proc Intl Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"ref11","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report Memorandum No UCBIERL M92\/41"},{"key":"ref12","first-page":"75","article-title":"Minimization of power in VLSI circuits using transistor sizing, input ordering, and statistical power estimation","author":"tan","year":"1994","journal-title":"Proc Intl Workshop on Low Power Design"},{"key":"ref13","article-title":"Logic Synthesis and Optimization Benchmarks User Guide","author":"yang","year":"1991","journal-title":"Technical Report 1991-IWLS-UG-Saeyang"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1147\/rd.401.0003","article-title":"IBM experiments in soft fails in computer electronics","volume":"40","author":"ziegler","year":"1996","journal-title":"IBM Journal of Research and Development"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1996.572027"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008244815697"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"ref8","volume":"1","author":"pradhan","year":"1986","journal-title":"Fault-Tolerant Computing Theory and Techniques"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937835"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670889"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824159"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233543"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173505.pdf?arnumber=1173505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,24]],"date-time":"2018-02-24T19:38:14Z","timestamp":1519501094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173505","relation":{},"subject":[]}}