{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:17:12Z","timestamp":1742386632137},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173506","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"source":"Crossref","is-referenced-by-count":17,"title":["New methods for evaluating the impact of single event transients in VDSM ICs"],"prefix":"10.1109","author":[{"given":"D.","family":"Alexandrescu","sequence":"first","affiliation":[]},{"given":"L.","family":"Anghel","sequence":"additional","affiliation":[]},{"given":"M.","family":"Nicolaidis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.659038"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/SBCCI.2000.876036","article-title":"Evaluation of Soft Error Tolerance technique Based on Time and\/or Space Redundancy","author":"anghel","year":"2000","journal-title":"13th Symposium on Integrated Circuits and Systems Design"},{"key":"ref6","first-page":"538","article-title":"A logic-level model for alpha-particle hits in CMOS circuits","author":"cha","year":"1993","journal-title":"Proc Int Conf Computer Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627334"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/23.903816"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840845"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313377"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","location":"Vancouver, BC, Canada","acronym":"DFTVS-02"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173506.pdf?arnumber=1173506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:01Z","timestamp":1497552361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173506","relation":{},"subject":[]}}