{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:47:49Z","timestamp":1729651669475,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173508","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"117-125","source":"Crossref","is-referenced-by-count":2,"title":["Gate-delay fault diagnosis using the inject-and-evaluate paradigm"],"prefix":"10.1109","author":[{"family":"Horng-Bin Wang","sequence":"first","affiliation":[]},{"family":"Shi-Yu Huang","sequence":"additional","affiliation":[]},{"family":"Jing-Reng Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proceedings of IEEE International Test Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.370421"},{"key":"ref12","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"brayton","year":"1992","journal-title":"Tech Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643595"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.21819"},{"key":"ref3","first-page":"235","article-title":"Transition fault simulation","volume":"4","author":"waicukauski","year":"1980","journal-title":"IEEE Design and Test"},{"key":"ref6","first-page":"758","article-title":"A New Path-Oriented Effect-Cause Methodology to Diagnose Delay Failures","author":"hsu","year":"1998","journal-title":"Proc of International Test Conference"},{"key":"ref5","first-page":"694","article-title":"On delay fault testing in logic circuits","volume":"cad 6","author":"lin","year":"1987","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SSMSD.2000.836466"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675604"},{"key":"ref2","first-page":"334","article-title":"The error latency of delay faults in combinational and sequential circuits","author":"wagner","year":"1985","journal-title":"Proc International Test Conference"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1557\/PROC-674-U3.4","article-title":"On Improving the Accuracy of Multiple Defect Diagnosis","author":"huang","year":"2001","journal-title":"Proc of VLSI Test Symposium (VTS)"},{"key":"ref9","article-title":"Efficient Double Fault Diagnosis For CMOS Logic Circuits","author":"kao","year":"2001","journal-title":"Proc of 12th VLSI\/CAD Symposium"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173508.pdf?arnumber=1173508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T03:37:56Z","timestamp":1585021076000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173508","relation":{},"subject":[]}}