{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:34:15Z","timestamp":1742384055784},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173509","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"129-137","source":"Crossref","is-referenced-by-count":9,"title":["Scan architecture for shift and capture cycle power reduction"],"prefix":"10.1109","author":[{"given":"P.M.","family":"Rosinger","sequence":"first","affiliation":[]},{"given":"B.M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]},{"given":"N.","family":"Nicolici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Algorithmic Graph Theory","year":"1999","author":"gibbons","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref6","first-page":"459","article-title":"Peak-power reduction for multiple-scan chain during test application","author":"lee","year":"2000","journal-title":"Proc IEEE Asian Test Symposium"},{"key":"ref11","first-page":"652","article-title":"Scan array solution for testing power and testing time","author":"xu","year":"2001","journal-title":"Proc IEEE International Test Conference"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"660","DOI":"10.1109\/TEST.2001.966686","article-title":"A token scan architecture for low power testing","author":"huang","year":"2001","journal-title":"IEEE International Test Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1009155"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840866"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref2"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1109\/TEST.2001.966687","article-title":"A scheme to reduce power consumption during scan testing","author":"saxena","year":"2001","journal-title":"Proc IEEE International Test Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990291"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173509.pdf?arnumber=1173509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:01Z","timestamp":1497552361000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173509","relation":{},"subject":[]}}