{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T09:46:39Z","timestamp":1761126399302},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173510","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"138-146","source":"Crossref","is-referenced-by-count":33,"title":["Inserting test points to control peak power during scan testing"],"prefix":"10.1109","author":[{"given":"R.","family":"Sankaralingam","sequence":"first","affiliation":[]},{"given":"N.A.","family":"Touba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893666"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2738-1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527956"},{"key":"ref16","first-page":"848","article-title":"DS-LFSR: A New BIST TPG for Low Heat Dissipation","author":"wang","year":"1997","journal-title":"Proc of International Test Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597219"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805617"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref3","first-page":"247","article-title":"On Reducing the Peak Power Consumption of Test Sequences","author":"corno","year":"1999","journal-title":"European Conference on Circuit Theory and Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766696"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810734"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994670"},{"key":"ref1","article-title":"A Low Power Pseudo-Random BIST Technique","author":"basturkmen","year":"2002","journal-title":"Proc of International Conference on Computer Design"},{"key":"ref9","first-page":"49","article-title":"Low Power Serial Built-In Self-Test","author":"hertwig","year":"1998","journal-title":"Proc Of European Test Workshop"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173510.pdf?arnumber=1173510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:40:30Z","timestamp":1489430430000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173510","relation":{},"subject":[]}}