{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:25Z","timestamp":1749205525922,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173523","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"263-271","source":"Crossref","is-referenced-by-count":4,"title":["Fault list compaction through static timing analysis for efficient fault injection experiments"],"prefix":"10.1109","author":[{"given":"M.S.","family":"Reorda","sequence":"first","affiliation":[]},{"given":"M.","family":"Violante","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1998.689467"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/23.903816"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1248","DOI":"10.1109\/12.544481","article-title":"A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults","volume":"45","author":"cha","year":"1996","journal-title":"IEEE Transaction on Computers"},{"key":"ref13","first-page":"61","article-title":"New Techniques for Accelerating Fault Injection in VHDL descriptions","author":"parrotta","year":"2000","journal-title":"IEEE International On-line Testing Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.124140"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.35545"},{"key":"ref6","first-page":"207","article-title":"A switch-level algorithm for simulation of transients in combination logic","author":"dahlgren","year":"1995","journal-title":"Proc Fault Tolerant Computing FTCS-25"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.489228"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/54.544533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315656"},{"key":"ref2","first-page":"591","article-title":"Cost Reduction of a Temporary Faults Detecting Technique","author":"anghel","year":"0","journal-title":"DATE'2000 ACM\/IEEE Design Automation and Test in Europe Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.585157"},{"key":"ref9","first-page":"191","article-title":"Fault Injection into VHDL Models: Experimental Validation of a Fault Tolerant Microcomputer System","author":"gil","year":"1999","journal-title":"European Conference of Dependable Computing (EDCC-3)"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173523.pdf?arnumber=1173523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:46:01Z","timestamp":1497566761000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173523","relation":{},"subject":[]}}