{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:12:06Z","timestamp":1730214726334,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173528","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"314-321","source":"Crossref","is-referenced-by-count":0,"title":["Yield modeling of a WSI telecom router architecture"],"prefix":"10.1109","author":[{"family":"Bing Qiu","sequence":"first","affiliation":[]},{"given":"Y.","family":"Savaria","sequence":"additional","affiliation":[]},{"family":"Meng Lu","sequence":"additional","affiliation":[]},{"family":"Chunyan Wang","sequence":"additional","affiliation":[]},{"given":"C.","family":"Thibeault","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"ref11","first-page":"220","article-title":"Techniques for Implementing Large Area Devices","author":"agarwal","year":"1986","journal-title":"IEEE International Conference on Computer Design"},{"key":"ref12","first-page":"175","article-title":"Design of MOS Circuit Breakers for Short-Circuit Protection of Large Area Integrated Circuits","author":"savaria","year":"1989","journal-title":"Proc Workshop Wafer Scale Integration"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630029"},{"key":"ref14","first-page":"53","article-title":"A New Yield Formula for Fault-Tolerant Large-Area Device","volume":"1","author":"claude","year":"1989","journal-title":"Defect and Fault Tolerance in VLSI Systems"},{"key":"ref15","article-title":"Considerations on the implementation of defect-tolerant ICs","author":"claude","year":"1991","journal-title":"Ecole Poly technique de Montreal"},{"journal-title":"Diagnosis and Yield Analysis of the Complex Interconnection Architecture","year":"0","author":"bing","key":"ref16"},{"year":"0","key":"ref4"},{"key":"ref3","article-title":"Direct Replacement Cell Fault Tolerant Architecture","author":"norman","year":"1998","journal-title":"United State Patent"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476942"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1993.255275"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6799-8_1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1625-1"},{"key":"ref2","article-title":"Fault Tolerant Data Processing System Fabricated on a Monolithic Substrate","author":"norman","year":"2000","journal-title":"United State Patent"},{"key":"ref1","article-title":"Efficient Direct Replacement Cell Fault Tolerant Architecture","author":"norman","year":"2000","journal-title":"United State Patent"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/66.97812"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173528.pdf?arnumber=1173528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:13:05Z","timestamp":1489425185000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173528","relation":{},"subject":[]}}