{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:51:37Z","timestamp":1747806697900,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173531","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"345-353","source":"Crossref","is-referenced-by-count":18,"title":["Duplication-based concurrent error detection in asynchronous circuits: shortcomings and remedies"],"prefix":"10.1109","author":[{"given":"T.","family":"Verdel","sequence":"first","affiliation":[]},{"given":"Y.","family":"Makris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224022"},{"key":"ref11","first-page":"7","article-title":"On-Line Testing for VLSI – A Compendium of Approaches","volume":"12","author":"nicolaidis","year":"1998","journal-title":"JETTA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6069-9_5"},{"key":"ref13","first-page":"5\/1","article-title":"design for testability of an asynchronous adder","author":"petlin","year":"1996","journal-title":"IEE Colloquium on Design and Test of Asynchronous Systems (Ref No 1996\/040)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223918"},{"journal-title":"Error Detection for Digital Computers","year":"1968","author":"sellers","key":"ref15"},{"key":"ref16","first-page":"37","article-title":"It's Time for Clockless","author":"tristam","year":"2001","journal-title":"Technology Review"},{"key":"ref4","article-title":"Testing Asynchronous Circuits: A Survey","author":"hulgaard","year":"1994","journal-title":"Technical Report CS-TR-94-03-06"},{"article-title":"Testing Delay Insensitive Circuits","year":"1992","author":"hazewindus","key":"ref3"},{"key":"ref6","first-page":"190","article-title":"High-Level Fault Modeling of Asynchronous Circuits","author":"lu","year":"1995","journal-title":"VTS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.736191"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/0471224146"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843879"},{"key":"ref2","article-title":"An Introduction to Asynchronous Circuit Design","author":"davis","year":"1997","journal-title":"Technical Report UUCS-97-0J3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659219"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173531.pdf?arnumber=1173531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:22:52Z","timestamp":1489429372000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173531","relation":{},"subject":[]}}