{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:12:12Z","timestamp":1730214732088,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173532","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"354-362","source":"Crossref","is-referenced-by-count":1,"title":["Feasibility study of designing TSC sequential circuits with 100% fault coverage"],"prefix":"10.1109","author":[{"given":"S.J.","family":"Piestrak","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Design of Self-Testing Checkers for Unidirectional Error Detecting Codes","author":"piestrak","year":"0","journal-title":"Scientific Papers of the Inst of Tech Cybern of the Tech Univ of Wroclaw No 92"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(99)00013-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.980010"},{"key":"ref13","first-page":"777","article-title":"PLA implementation of totally self-checking circuits using m-out-of-n codes","author":"piestrak","year":"1985","journal-title":"Proc ICCD'85"},{"key":"ref14","first-page":"321","article-title":"The design of totally self-checking check circuits for a class of unordered codes","volume":"2","author":"smith","year":"1977","journal-title":"J Des Autom Fault-Tolerant Comput"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.5989"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48254-7_18"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19951378"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.820766"},{"key":"ref7","first-page":"672","article-title":"Finite state machine synthesis with concurrent error detection","author":"zeng","year":"1999","journal-title":"Proc Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009545"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675338"},{"key":"ref9","first-page":"19","article-title":"Limitations of design methods of self-checking synchronous sequential machines","author":"piestrak","year":"1999","journal-title":"Dig Pap 29th FTCS Fast Abstracts"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173532.pdf?arnumber=1173532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:22:52Z","timestamp":1489429372000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173532","relation":{},"subject":[]}}